#### CEMRACS 2016

Numerical challenges in parallel scientific computing July 18th - August 26th

# Algorithms for future emerging technologies

Jack Dongarra University of Tennessee Oak Ridge National Lab University of Manchester



- Traditional scientific and engineering paradigm:
  - 1) Do theory or paper design.
  - 2) Perform experiments or build system.
- Limitations:
  - Too difficult -- build large wind tunnels.
  - Too expensive -- build a throw-away passenger jet.
  - Too slow -- wait for climate or galactic evolution.
  - Too dangerous -- weapons, drug design, climate experimentation.
- Computational science paradigm:
  - 3) Use high performance computer systems to simulate the phenomenon
    - Base on known physical laws and efficient numerical methods.













### Why Turn to Simulation?

 $\sqrt{2}$ 

- When the problem is
   too . . .
  - > Complex
  - Large / small
  - Expensive
  - Dangerous
- to do any other way.





## **Computational Science**

#### **Applications to Energy**



#### **Energy Storage**

Understanding the storage and flow of energy in nextgeneration nanostructured carbon tube supercapacitors



#### **Turbulence**

Understanding the statistical geometry of turbulent dispersion of pollutants in the environment.



#### Biofuels

A comprehensive simulation model of lignocellulosic biomass to understand the bottleneck to sustainable and economical ethanol production.



#### Smart Truck

Aerodynamic forces account for ~53% of long haul truck fuel use. ORNL's Jaguar predicted 12% drag reduction and yielded EPA-certified 6.9% increase in fuel efficiency.

#### **Nuclear Energy**

High-fidelity predictive simulation tools for the design of next-generation nuclear reactors to safely increase operating margins.





#### **Nano Science**

Understanding the atomic and electronic properties of nanostructures in nextgeneration photovoltaic solar cell materials.

Source: Steven E. Koonin, DOE

# Computational Science Fuses Three Distinct Elements:



Wide Range of Applications that Depend on HPC is Incredibly Broad and Diverse

- Airplane wing design,
- Quantum chemistry,
- Geophysical flows,
- Noise reduction,
- Diffusion of solid bodies in a liquid,
- Adaptive mesh refinement,
- Computational materials research,
- Deep learning in neural networks,
- Stochastic simulation,
- Massively parallel data mining,





6



### Weather and Economic Loss

- ♦ \$10T U.S. economy
  - 40% is adversely affected by weather and climate
- \$1M in loss to evacuate each mile of coastline
  - > we now over warn by 3X!
  - > average over warning is 200 miles, or \$200M per event
- Improved forecasts
  - lives saved and reduced cost
- LEAD
  - Linked Environments for Atmospheric Discovery
    - » Oklahoma, Indiana, UCAR, Colorado State, Howard, Alabama, Millersville, NCSA, North Carolina



# Supercomputers Touch Everyone with Weather Forecasting

Monday 6 July 2015 00UTC ©ECMWF Forecast t+192 VT: Tuesday 14 July 2015 00UTC Surface: Mean sea level pressure / 850-hPa wind speed









### Look at the Fastest Computers

- Strategic importance of supercomputing
  - Essential for scientific discovery
  - Critical for national security
  - Fundamental contributor to the economy and competitiveness through use in engineering and manufacturing
- Supercomputers are the tool for solving the most challenging problems through simulations

## High-Performance Computing Today

- In the past decade, the world has experienced one of the most exciting periods in computer development.
- Microprocessors have become smaller, denser, and more powerful.
- The result is that microprocessor-based supercomputing is rapidly becoming the technology of preference in attacking some of the most important problems of science and engineering.

### Technology Trends: Microprocessor C:



Gordon Moore (co-founder of Intel) Electronics Magazine, 1965 Number of devices/chip doubles every 18 months

2X transistors/Chip Every 1.5 years Called "<u>Moore's Law</u>"



The future of integrated electronics is the future of electronics itself. The advantages of integration will bring about a proliferation of electronics, pushing this science into many new areas.

Integrated circuits will lead to such wonders as home computers—or at least terminals connected to a central computer—automatic controls for automobiles, and personal portable communications equipment. The electronic wristwatch needs only a display to be feasible today.

But the biggest potential lies in the production of large systems. In telephone communications, integrated circuits in digital filters will separate channels on multiplex equipment. Integrated circuits will also switch telephone circuits and perform data processing.

Computers will be more powerful, and will be organized in completely different ways. For example, memories built of integrated electronics may be distributed throughout the

#### The author



Dr. Gordon E. Moore is one of the new breed of electronic engineers, schooled in the physical sciences rather than in electronics. He earned a B.S. degree in chemistry from the University of California and e machine instead of being concentrated in a central unit. In addition, the improved reliability made possible by integrated circuits will allow the construction of larger processing units. Machines similar to those in existence today will be built at lower costs and with faster turn-around.

#### Present and future

By integrated electronics, I mean all the various technologies which are referred to as microelectronics today as well as any additional ones that result in electronics functions supplied to the user as irreducible units. These technologies were first investigated in the late 1950's. The object was to miniaturize electronics equipment to include increasingly complex electronic functions in limited space with minimum weight. Several approaches evolved, including microassembly techniques for individual components, thinfilm structures and semiconductor integrated circuits.

Each approach evolved rapidly and converged so that each borrowed techniques from another. Many researchers believe the way of the future to be a combination of the various approaches.

The advocates of semiconductor integrated circuitry are already using the improved characteristics of thin-film resistors by applying such films directly to an active semiconductor substrate. Those advocating a technology based upon

## Moore's Secret Sauce: Dennard Scaling

Moore's Law put lots more transistors on a chip...but it's Dennard's Law that made them useful

> Dennard observed that voltage and current should be proportional to the linear dimensions of a transistor

Dennard Scaling :

- Decrease feature size by a factor of  $\lambda$  and decrease voltage by a factor of  $\lambda$ ; then
- # transistors increase by  $\lambda^2$
- $\bullet$  Clock speed increases by  $\lambda$
- Energy consumption does not change

2x transistor count 40% faster 50% more efficient

#### Design of Ion-Implanted MOSFET's with Very Small Physical Dimensions

ROBERT H. DENNARD, MEMBER, IEEE, FRITZ H. GAENSSLEN, HWA-NIEN YU, MEMBER, IEEE, V. LEO RIDEOUT, MEMBER, IEEE, ERNEST BASSOUS, and ANDRE R. LEBLANC, MEMBER, IEEE

Abstract-This paper considers the design, fabrication, and characterization of very small MOSFET switching devices suitable for digital integrated circuits using dimensions of the order of 1  $\mu$ . α Scaling relationships are presented which show how a conventional MOSFET can be reduced in size. An improved small device struc-D ture is presented that uses ion implantation to provide shallow source and drain regions and a nonuniform substrate doping pro- $\Delta W$ file. One-dimensional models are used to predict the substrate doping profile and the corresponding threshold voltage versus source voltage characteristic. A two-dimensional current transport € 51, €03 model is used to predict the relative degree of short-channel effects for different device parameter combinations. Polysilicon-gate MOSFET's with channel lengths as short as 0.5 u were fabricated. and the device characteristics measured and compared with predicted values. The performance improvement expected from using these very small devices in highly miniaturized integrated circuits is projected. Hatt

Manuscript received May 20, 1974; revised July 3, 1974. The authors are with the IBM T. J. Watson Research Center, Yorktown Heights, N.Y. 10598.

LIST OF SYMBOLS Inverse semilogarithmic slope of subthreshold characteristic. Width of idealized step function profile for channel implant. Work function difference between gate and substrate. Dielectric constants for silicon and silicon dioxide Drain current. Boltzmann's constant Unitless scaling constant. MOSFET channel length. Effective surface mobility. Intrinsic carrier concentration. Substrate acceptor concentration. Band bending in silicon at the onset of strong inversion for zero substrate voltage

[Dennard, Gaensslen, Yu, Rideout, Bassous, Leblanc, **IEEE JSSC**, 1974] 12

N.

Ψ.

# Unfortunately Dennard Scaling is Over: What is the Catch?

Breakdown is the result of small feature sizes, current leakage poses greater challenges, and also causes the chip to heat up



## Dennard Scaling Over

#### Evolution of processors

The primary reason cited for the breakdown is that at small sizes, current leakage poses greater challenges, and also causes the chip to heat up, which creates a threat of thermal runaway and therefore further increases energy costs.



## Dennard scaling is dead



Original data collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond and C. Batten Dotted line extrapolations by C. Moore

## Moore's Law is Alive and Well



Data from Kunle Olukotun, Lance Hammond, Herb Sutter, Burton Smith, Chris Batten, and Krste Asanoviç Slide from Kathy Yelick

### But Clock Frequency Scaling Replaced by Scaling Cores / Chip



Data from Kunle Olukotun, Lance Hammond, Herb Sutter, Burton Smith, Chris Batten, and Krste Asanoviç Slide from Kathy Yelick

# Performance Has Also Slowed, Along with Power



Data from Kunle Olukotun, Lance Hammond, Herb Sutter, Burton Smith, Chris Batten, and Krste Asanoviç Slide from Kathy Yelick

# Power Cost of Frequency

- Power  $\propto$  Voltage<sup>2</sup> x Frequency (V<sup>2</sup>F)
- Frequency ~ Voltage



# Power Cost of Frequency

- Power  $\propto$  Voltage<sup>2</sup> x Frequency (V<sup>2</sup>F)
- Frequency ~ Voltage



50% more performance with 20% less power

Preferable to use multiple slower devices, than one superfast device

# Today's Multicores All of Top500 Systems Are Based on Multicore



Intel Haswell (18 cores)



AMD Interlagos (16 cores)



Fujitsu Venus (16 cores)



Intel Xeon Phi (72 cores)



IBM Power 8 (12 cores)



Nvidia Kepler (2688 Cuda cores 14 "regular cores")



ShenWei (260 core)



















### What do you mean by performance?

#### • What is a xflop/s?

- > xflop/s is a rate of execution, some number of floating point operations per second.
  - » Whenever this term is used it will refer to 64 bit floating point operations and the operations will be either addition or multiplication.

#### What is the theoretical peak performance?

- > The theoretical peak is based not on an actual performance from a benchmark run, but on a paper computation to determine the theoretical peak rate of execution of floating point operations for the machine.
- The theoretical peak performance is determined by counting the number of floating-point additions and multiplications (in full precision) that can be completed during a period of time, usually the cycle time of the machine.
- For example, an Intel Xeon 5570 quad core at 2.93 GHz can complete 4 floating point operations per cycle or a theoretical peak performance of 11.72 GFlop/s per core or 46.88 Gflop/s for the socket.





### H. Meuer, H. Simon, E. Strohmaier, & JD

- Listing of the 500 most powerful Computers in the World
- Yardstick: Rmax from LINPACK MPP

Ax=b, dense problem

- Updated twice a year Size SC'xy in the States in November Meeting in Germany in June

- All data available from www.top500.org 27



### Performance Development of HPC over the Last 24 Years from the Top500





### **PERFORMANCE DEVELOPMENT**



## State of Supercomputing Today

- Pflops (> 10<sup>15</sup> Flop/s) computing fully established with 95 systems.
- Three technology architecture possibilities or "swim lanes" are thriving.
  - Commodity (e.g. Intel)
  - Commodity + accelerator (e.g. GPUs) (93 systems)
  - Lightweight cores (e.g. ShenWei, ARM, Intel's Knights Landing)
- Interest in supercomputing is now worldwide, and growing in many new markets (around 50% of Top500 computers are used in industry).
- Exascale (10<sup>18</sup> Flop/s) projects exist in many countries and regions.
- Intel processors have largest share, 91% followed by AMD, 3%.

## Countries Share





China has 1/3 of the systems, while the number of systems in the US has fallen to the lowest point since the TOP500 list was created.

# June 2016: The TOP 10 Systems

Rank	Site	Computer	Country	Cores	Rmax [Pflops]	% of Peak	Power [MW]	GFlops⁄ Watt
1	National Super Computer Center in Wuxi	Sunway TaihuLight, SW26010 (260C) + Custom	China	10,649,000	93.0	74	15.4	6.04
2	National Super Computer Center in Guangzhou	Tianhe-2 NUDT, Xeon (12C) + <mark>IntelXeon Phi (57c)</mark> + Custom	China	3,120,000	33.9	62	17.8	1.91
3	DOE / OS Oak Ridge Nat Lab	Titan, Cray XK7, AMD (16C) + Nvidia Kepler GPU (14c) + Custom	USA	560,640	17.6	65	8.21	2.14
4	DOE / NNSA L Livermore Nat Lab	Sequoia, BlueGene/Q (16C) + custom	USA O SA	1,572,864	17.2	85	7.89	2.18
5	RIKEN Advanced Inst for Comp Sci	K computer Fujitsu SPARC64 VIIIfx (8C) + Custom	Japan	705,024	10.5	93	12.7	.827
6	DOE / OS Argonne Nat Lab	Mira, BlueGene/Q (16C) + Custom	USA	786,432	8.16	85	3.95	2.07
7	DOE / NNSA / Los Alamos & Sandia	Trinity, Cray XC40,Xeon (16C) + Custom	USA	301,056	8.10	80	4.23	1.92
8	Swiss CSCS	Piz Daint, Cray XC30, Xeon (8C) + Nvidia Kepler (14c) + Custom	Swiss	115,984	6.27	81	2.33	2.69
9	HLRS Stuttgart	Hazel Hen, Cray XC40, Xeon (12C) + Custom	Germany	185,088	5.64	76	3.62	1.56
10	KAUST	Shaheen II, Cray XC40, Xeon (16C) + Custom	Saudi Arabia	196,608	5.54	77	2.83	1.96
500 Internet company Inspur Intel (8C) + Nnvidia China				5440	.286	71		

#### Ĉ **Countries Share**









## Future Computer Systems

- Most likely be a hybrid design
- Think standard multicore chips and accelerator (GPUs)
- Today accelerators are attached over slow links
- Next generation more integrated
- Intel's Xeon Phi
  - 288 "threads" 72 cores
- AMD's Fusion
  - Multicore with embedded graphics ATI
- Nvidia's Kepler with 2688 "Cuda cores", 14 cores



### ACCELERATORS





### PERFORMANCE SHARE OF ACCELERATORS




## Commodity plus Accelerator Today



37

### Accelerator Today

Intel Xeon Phi (KNL) 72 "cores" 32 flops/cycle/core 1.4 GHz 72\*1.4\*32 ops/cycle 3.22 Tflop/s (DP) or 6.45 Tflop/s (SP)



## Sunway TaihuLight http://bit.ly/sunway-2016

- SW26010 processor
- Chinese design, fab, and ISA
- 1.45 GHz

- Node = 260 Cores (1 socket)
  - 4 core groups
    - 64 CPE, No cache, 64 KB scratchpad/CG
    - 1 MPE w/32 KB L1 dcache & 256KB L2 cache
  - 32 GB memory total, 136.5 GB/s
  - ~3 Tflop/s, (22 flops/byte)
- Cabinet = 1024 nodes
  - 4 supernodes=32 boards(4 cards/b(2 node/c))
  - ~3.14 Pflop/s
- 40 Cabinets in system
  - 40,960 nodes total
  - 125 Pflop/s total peak
- 10,649,600 cores total
- 1.31 PB of primary memory (DDR3)
- 93 Pflop/s HPL, 74% peak
- 0.32 Pflop/s HPCG, 0.3% peak
- 15.3 MW, water cooled
  - 6.07 Gflop/s per Watt
- 3 of the 6 finalists Gordon Bell Award@SC16
- 1.8B RMBs ~ \$280M, (building, hw, apps, sw, ...)













### Content Tianhe-2 (Milkyway-2) 3+ years old



- China, 2013: the 34 PetaFLOPS •
- Developed in cooperation between • NUDT and Inspur for National Supercomputer Center in Guangzhou
- Peak performance of 54.9 PFLOPS •
  - 16,000 nodes contain 32,000 Xeon Ivy Bridge processors and 48,000 Xeon Phi accelerators totaling 3,120,000 cores
  - 162 cabinets in 720m<sup>2</sup> footprint
  - Total 1.404 PB memory (88GB per node)
  - Each Xeon Phi board utilizes 57 cores for aggregate 1.003 TFLOPS at 1.1GHz clock
  - Proprietary TH Express-2 interconnect (fat tree with thirteen 576-port switches)
  - 12.4 PB parallel storage system
  - 17.6MW power consumption under load; 24MW including (water) cooling
  - 4096 SPARC V9 based Galaxy FT-1500 processors in front-end system





### **ORNL's "Titan" Hybrid System: Cray XK7 with AMD Opteron and NVIDIA Tesla processors**

4 years old





45 OLCF 20

#### SYSTEM SPECIFICATIONS:

- Peak performance of 27 PF
  - 24.5 Pflop/s GPU + 2.6 Pflop/s AMD
- 18,688 Compute Nodes each with:
  - 16-Core AMD Opteron CPU
  - NVIDIA Tesla "K20x" GPU
  - 32 + 6 GB memory
- 512 Service and I/O nodes
- 200 Cabinets
- 710 TB total system memory
- Cray Gemini 3D Torus Interconnect
- 9 MW peak power



### **Cray XK7 Compute Node**







### Titan: Cray XK7 System





Board: 4 Compute Nodes 5.8 TF 152 GB



System: 200 Cabinets 18,688 Nodes 27 PF 710 TB

Cabinet: 24 Boards 96 Nodes 139 TF 3.6 TB







- USA, 2012: BlueGene strikes back
- Built by IBM for NNSA and installed at LLNL
- 20,123.7 TFLOPS peak performance
  - Blue Gene/Q architecture
  - 1,572,864 total PowerPC A2 cores
  - 98,304 nodes in 96 racks occupy 280m<sup>2</sup>
  - 1,572,864 GB DDR3 memory
  - 5-D torus interconnect
  - 768 I/O nodes
  - 7890kW power, or 2.07 GFLOPS/W
  - Achieves 16,324.8 TFLOPS in HPL (#1 in June 2012), about 14
     PFLOPS in HACC (cosmology simulation), and 12 PFLOPS in Cardioid code (electrophysiology)









Japanese K Computer

#### 5.5 years old

FUĴĨTSU

#### **K** computer Specifications

CPU

128GFlops

SPARC64™ VIIIfx

8 Cores@2.0GHz

CPU (SPARC64 VIIIfx)	Cores/Node	8 cores (@2GHz)				
	Performance	128GFlops				
	Architecture	SPARC V9 + HPC extension				
	Cache	L1(I/D) Cache : 32KB/32KB L2 Cache : 6MB				
	Power	58W (typ. 30 C)				
	Mem. bandwidth	64GB/s.				
Nede	Configuration	1 CPU / Node				
Node	Memory capacity	16GB (2GB/core)				
System board(SB)	No. of nodes	4 nodes /SB				
Rack	No. of SB	24 SBs/rack				
System	Nodes/system	> 80,000				

Node

128 GFlops 16GB Memory

SPARCE

ICC

64GB/s Memory band width

Inter- connect	Topology	6D Mesh/Torus				
	Performance	5GB/s. for each link				
	No. of link	10 links/ node				
	Additional feature	H/W barrier, reduction				
	Architecture	Routing chip structure (no outside switch box)				
Cooling -	CPU, ICC*	Direct water cooling				
	Other parts	Air cooling				



#### System LINPACK 10 PFlops

#### Rack 12.3 TFlops 15TB memory

LINPACK 10 PFlops over 1PB mem. 800 racks 80,000 CPUs 640,000 cores

\* ICC : Interconnect Chip

Linpack run with 705,024 cores at 10.51 Pflop/s (88,128 CPUs), 12.7 MW; 29.5 hours Fujitsu to have a 100 Pflop/s system in 2014

System Board

64 GB memory

512 GFlops

### 

### 12 - Top500 Systems in UK

Rank	Name	Computer	Site	# Cores	Rmax	Efficiency	
17		Cray XC40, Xeon E5-2695v4 18C 2.1GHz, Aries	ECMWF	126468	3944680	93%	
18		Cray XC40, Xeon E5-2695v4 18C 2.1GHz, Aries	ECMWF	126468	3944680	93%	
29		Cray XC40, Xeon E5-2695v4 18C 2.1GHz, Aries	UK Meteorological Office	89856	2801782	93%	
30		Cray XC40, Xeon E5-2695v4 18C 2.1GHz, Aries	UK Meteorological Office	89856	2801782	93%	
50	ARCHER	Cray XC30, Intel Xeon E5 v2 12C 2.700GHz, Aries	EPSRC/University of Edinburgh	118080	1642536	64%	
56	Blue Joule	BlueGene/Q, Power BQC 16C 1.60GHz, Custom	STFC Daresbury Lab	131072	1431102	85%	
82	DiRAC	BlueGene/Q, Power BQC 16C 1.60GHz, Custom	University of Edinburgh	98304	1073327	85%	
100	SpruceA	SGI ICE X, Intel Xeon E5-2680v2 10C 2.8GHz, Infiniband FDR	AWE	44520	958734	96%	
126	Spruce B	SGI ICE X, Intel Xeon E5-2680v2 10C 2.8GHz, Infiniband FDR	AWE	35640	767504	96%	
399	Grace	Lenovo NeXtScale nx360M5, Xeon E5-2630v3 8C 2.4GHz, Infinihand ODR	University College London (UCL)	10944	341300	81%	
435	Blackthorn	Bullx B510, Xeon E5-2670 8C 2.600GHz, Infiniband QDR	AWE	17856	318000	86%	
500	Helen 7/15/1	SGI ICE X, Xeon E5-2670 8C/ E5- &680v3 12C 2.5GHz, Infiniband FDR	Imperial College London	9792	285908	77%	

# Customer Segments



## Industrial Use of Supercomputers

- Of the 500 Fastest **Supercomputer** 
  - Worldwide, Industrial **Use is ~48%**

















- Aerospace
- Automotive
- Biology
- CFD
- Database
- Defense
- **Digital Content Creation**
- **Digital Media**
- Electronics
- Energy
- Environment
- Finance
- Gaming
  - Geophysics
- Image Proc./Rendering
- Information Processing Service
- Information Service
- Life Science
- Media
- Medicine
- **Pharmaceutics**
- Research
- Retail
- Semiconductor
- Telecomm
  - Weather and Climate Research
  - Weather Forecasting











## Multi- to Many-Core







All Complex Cores e.g. Intel Xeon

Mixed Big & Small Cores

All Small Cores e.g. Intel Xeon Phi

- Complex cores: huge, complex, lots of internal concurrency latency hiding
- Simple cores: small, simpler core little internal concurrency latency-sensitive

## Problem with Multicore

 As we put more processing power on the multicore chip, one of the problems is getting the data to the cores



 Next generation will be more integrated, 3D



### Abstract Machine Model for Exascale

ICL UT







## Moore's Law Reinterpreted

- Number of cores per chip doubles every 2 year, while clock speed decreases (not increases).
  - Need to deal with systems with millions of concurrent threads
    - Future generation will have billions of threads!
  - Need to be able to easily replace inter-chip parallelism with introchip parallelism
- Number of threads of execution doubles every 2 year

	Cores in the Top 20 Systems Over Time
25,000,000	
20,000,000	
15,000,000	
10,000,000	
5,000,000	
0	200° 201' 201' 201' 201' 201' 201' 201' 201'

## Dense Linear Algebra

Common Operations

$$Ax = b; \quad \min_{x} ||Ax - b||; \quad Ax = \lambda x$$

- A major source of large dense linear systems is problems involving the solution of boundary integral equations.
  - The price one pays for replacing three dimensions with two is that what started as a sparse problem in  $O(n^3)$  variables is replaced by a dense problem in  $O(n^2)$ .
- Dense systems of linear equations are found in numerous other applications, including:
  - airplane wing design;
  - radar cross-section studies;
  - flow around ships and other off-shore constructions;
  - diffusion of solid bodies in a liquid;
  - noise reduction; and
  - diffusion of light through small particles.

### Existing Math Software - Dense LA

DIRECT SOLVERS	License	Support	Туре		Language			Mode		
			Real	Complex	F77/ F95	С	C++	Shared	Accel.	Dist
Chameleon	CeCILL-C	See authors	X	X		X		X	С	Μ
DPLASMA	BSD	yes	X	X		X		X	С	M
<u>Eigen</u>	<u>Mozilla</u>	yes	X	X			X	X		
Elemental	New BSD	yes	X	X			X			M
<u>ELPA</u>	LGPL	yes	X	X	F90	X		X		M
FLENS	<u>BSD</u>	yes	X	X			X	X		
hmat-oss	<u>GPL</u>	yes	X	X	X	X	X	X		
LAPACK	<u>BSD</u>	yes	X	X	X	X		X		
LAPACK95	<u>BSD</u>	yes	X	X	X			X		
libflame	New BSD	yes	X	X	X	X		X		
MAGMA	<u>BSD</u>	yes	X	X	X	X		X	C/O/X	
NAPACK	BSD	yes	X		X			X		
PLAPACK	LGPL	yes	X	X	X	X				Μ
PLASMA	BSD	yes	X	X	X	X		X		
<u>rejtrix</u>	by-nc-sa	yes	X				X	X		
ScaLAPACK	BSD	yes	X	X	X	X				M/P
Trilinos/Pliris	BSD	yes	X	X		X	X			Μ
ViennaCL	MIT	yes	X				X	X	C/O/X	

http://www.netlib.org/utk/people/JackDongarra/la-sw.html

LINPACK, EISPACK, LAPACK, ScaLAPACK
 <sup>7</sup><sup>415</sup>PLASMA, MAGMA <sup>59</sup>



## We are interested in developing Dense Linear Algebra Solvers Retool LAPACK and ScaLAPACK for multicore and hybrid architectures

# 40 Years Evolving SW and Alg Tracking Hardware Developments



#### Software/Algorithms follow hardware evolution in time



### Peak Performance - Per Core

#### Floating point operations per cycle per core

- + Most of the recent computers have FMA (Fused multiple add): (i.e. x ← x + y\*z in one cycle)
- + Intel Xeon earlier models and AMD Opteron have SSE2
  - + 2 flops/cycle DP & 4 flops/cycle SP
- + Intel Xeon Nehalem ('09) & Westmere ('10) have SSE4
  - + 4 flops/cycle DP & 8 flops/cycle SP
- + Intel Xeon Sandy Bridge('11) & Ivy Bridge ('12) have AVX & AVX2
  - + 8 flops/cycle DP & 16 flops/cycle SP
- + Intel Xeon Haswell ('13) & (Broadwell ('14)) AVX2
  - + 16 flops/cycle DP & 32 flops/cycle SP
  - + Xeon Phi (per core) is at 16 flops/cycle DP & 32 flops/cycle SP
- + Intel Xeon Skylake ('15)
  - + 32 flops/cycle DL & 64 flops/cycle SP





 $FLOPS = cores \times clock \times$ 

FLOP

cvcle

are here

We

### Memory transfer (Its All About Data Movement) Example on my laptop: One level of memory



(Omitting latency here.)

The model IS simplified (see next slide) but it provides an upper bound on performance as well. I.e., we will never go faster than what the model predicts. (And, of course, we can go slower ... )

### FMA: fused multiply-add

n FMA



Note: It is reasonable to expect the one loop codes shown here to perform as well as their Level 1 BLAS counterpart (on multicore with an OpenMP pragma for example).

(without increment)

The true gain these days with using the BLAS is (1) Level 3 BLAS, and (2) portability.

 Take two double precision vectors x and y of size n=375,000.



- Data size:
  - (375,000 double) \* (8 Bytes / double) = 3 MBytes per vector

(Two vectors fit in cache (6 Mbytes))

- Time to move the vectors from memory to cache:
   (6 MBytes) / (25.6 GBytes/sec) = 0.23 ms
- Time to perform computation of DOT:
   (2n flop) / (56 Gflop/sec) = 0.01 ms

### **Vector Operations**

### total\_time $\geq$ max ( time\_comm , time\_comp ) = max ( 0.23ms , 0.01ms ) = 0.23ms

Performance = (2 x 375,000 flops)/.23ms = 3.2 Gflop/s

### Performance for DOT ≤ 3.2 Gflop/s Peak is 56 Gflop/s

We say that the operation is communication bounded. No reuse of data.

### Level 1, 2 and 3 BLAS



- Data size:

   (860<sup>2</sup> + 2\*860 double) \* (8 Bytes / double) ~ 6 MBytes

Matrix and two vectors fit in cache (6 MBytes).

- Time to move the data from memory to cache:
   ( 6 MBytes ) / ( 25.6 GBytes/sec ) = 0.23 ms
- Time to perform computation of DOT:
   (2n<sup>2</sup> flop) / (56 Gflop/sec) = 0.26 ms

### Matrix - Vector Operations

### total\_time $\geq$ max ( time\_comm , time\_comp ) = max ( 0.23ms , 0.26ms ) = 0.26ms Performance = (2 x 860<sup>2</sup> flops)/.26ms = 5.7 Gflop/s **Performance for GEMV \leq 5.7 Gflop/s Performance for DOT** $\leq$ 3.2 Gflop/s Peak is 56 Gflop/s

We say that the operation is communication bounded. Very little reuse of data.

- Take two double precision vectors x and y of size n=500.
- Data size:



– ( 500<sup>2</sup> double ) \* ( 8 Bytes / double ) = 2 MBytes per matrix

(Three matrices fit in cache (6 MBytes). OK.)

- Time to move the matrices in cache:
   ( 6 MBytes ) / ( 25.6 GBytes/sec ) = 0.23 ms
- Time to perform computation in GEMM:
   (2n<sup>3</sup> flop) / (56 Gflop/sec) = 4.46 ms

### Matrix Matrix Operations

total\_time ≥ max ( time\_comm , time\_comp )

= max( 0.23ms , 4.46ms ) = 4.46ms

For this example, communication time is less than 6% of the computation time.

Performance =  $(2 \times 500^{3} \text{ flops})/4.69 \text{ms} = 53.3 \text{ Gflop/s}$ 

There is a lots of data reuse in a GEMM; 2/3n per data element. Has good temporal locality.

If we assume total\_time ≈ time\_comm +time\_comp, we get **Performance for GEMM ≈ 53.3 Gflop/sec** 

Performance for DOT ≤ 3.2 Gflop/s Performance for GEMV ≤ 5.7 Gflop/s

(Out of 56 Gflop/sec possible, so that would be 95% peak performance efficiency.)

#### Level 1, 2 and 3 BLAS

1 core Intel Haswell i7-4850HQ, 2.3 GHz (Turbo Boost at 3.5 GHz); Peak = 56 Gflop/s



1 core Intel Haswell i7-4850HQ, 2.3 GHz, Memory: DDR3L-1600MHz 6 MB shared L3 cache, and each core has a private 256 KB L2 and 64 KB L1. The theoretical peak per core double precision is 56 Gflop/s per core. Compiled with gcc and using Veclib
### **CPU Access Latencies in Clock Cycles**



### Ratio of CPU speed to memory bandwidth increases 15-33% yearly



### The Standard LU Factorization LINPACK 1970's HPC of the Day: Vector Architecture





Main points

- Factorization column (zero) mostly sequential due to memory bottleneck
- Level 1 BLAS
- Divide pivot row has little parallelism
- Rank -1 Schur complement update is the only easy parallelize task
- Partial pivoting complicates things even further
- Bulk synchronous parallelism (fork-join)
  - Load imbalance
  - Non-trivial Amdahl fraction in the panel
  - Potential workaround (look-ahead) has complicated implementation

# The Standard LU Factorization LAPACK 1980's HPC of the Day: Cache Based SMP



Factor panel with Level 1,2 BLAS Triangular update Schur complement update Next Step

Main points

- Panel factorization mostly sequential due to memory bottleneck
- Triangular solve has little parallelism
- Schur complement update is the only easy parallelize task
- Partial pivoting complicates things even further
- Bulk synchronous parallelism (fork-join)
  - Load imbalance
  - Non-trivial Amdahl fraction in the panel
- Potential workaround (look-ahead) has complicated implementation

### Last Generations of DLA Software

Software/Algorithms follow hardware evolution in time								
LINPACK (70's) (Vector operations)		Rely on - Level-1 BLAS operations						
LAPACK (80's) (Blocking, cache friendly)		Rely on - Level-3 BLAS operations						
ScaLAPACK (90's) (Distributed Memory)		Rely on - PBLAS Mess Passing						

#### **2D Block Cyclic Layout**

Matrix point of view				Processor point of view																		
									ר ר	r												
0	2	4	0	2	4	0	2	4		0 0 0				2	2	2		4	4	4		
1	3	5	1	3	5	1	3	5			0	0	0		2	2	2		4	4	4	
0	2	4	0	2	4	0	2	4			0	0	0		2	2	2		4	4	4	
1	3	5	1	3	5	1	3	5			0	0	0		2	2	2		4	4	4	
0	2	4	0	2	4	0	2	4		0 0 0				2	2	2		4	4	4		
1				5		F							][				٦٢		_		1	
	ు	5		ಿ	5		ు	5			1	1	1	Ш	3	3	3		5	5	5	
0	2	4	0	2	4	0	2	4			1	1	1		3	3	3		5	5	5	
1	3	5	1	3	5	1	3	5			1	1	1		3	3	3		5	5	5	
0	2	4	0	2	4	0	2	4			1	1	1		3	3	3		5	5	5	



# Synchronization (in LAPACK LU)





### PLASMA LU Factorization

#### **Dataflow Driven**



# Data Layout is Critical



 Tile data layout where each data tile is contiguous in memory
 Decomposed into several finegrained tasks, which better fit the <sup>71</sup>memory of the small core caches



- Added with OpenMP 3.0 (2009)
- Allows parallelization of irregular problems
- OpenMP 4.0 (2013) -Tasks can have dependencies
  - DAGs



## Tiled Cholesky Decomposition

}



```
#pragma omp parallel
#pragma omp master
   CHOLESKY(A);
                  - }
CHOLESKY(A) {
    for (k = 0; k < M; k++) {
        #pragma omp task depend(inout:A(k,k)[0:tilesize]
           POTRF(A(k,k)); }
        for (m = k+1; m < M; m++) {
            #pragma omp task \
                depend (in: A(k, k) [0: tilesize]) \
                depend(inout:A(m,k)[0:tilesize])
            { TRSM(A(k,k), A(m,k)); }
        }
        for (m = k+1; m < M; m++) {
            #pragma omp task \
                depend (in:A(m,k)[0:tilesize]) \setminus
                depend(inout:A(m,m)[0:tilesize])
            \{ SYRK(A(m,k), A(m,m)); \}
            for (n = k+1; n < m; n++) {
                #pragma omp task \
                     depend(in:A(m,k)[0:tilesize],
                               A(n,k)[0:tilesize])
                     depend(inout:A(m,n)[0:tilesize])
                   GEMM( A(m,k), A(n,k), A(m,n) ); }
            }
      }
   }
```

### 

### The Purpose of a QUARK Runtime

**Objectives** 

- > High utilization of each core
- Scaling to large number of cores
- Synchronization reducing algorithms

#### Methodology

- Dynamic DAG scheduling
- Explicit parallelism
- > Implicit communication
- Fine granularity / block data layout

### SArbitrary DAG with dynamic Scheduling



Fork-join parallelism Notice the synchronization penalty in the presence of heterogeneity.



- DAGs get very big, very fast
  - So windows of active tasks are used; this means no global critical path
  - Matrix of NBxNB tiles; NB<sup>3</sup> operation
    - NB=100 gives 1 million tasks



- DAGs get very big, very fast
  - So windows of active tasks are used; this means no global critical path
  - Matrix of NBxNB tiles; NB<sup>3</sup> operation
    - NB=100 gives 1 million tasks



- DAGs get very big, very fast
  - So windows of active tasks are used; this means no global critical path
  - Matrix of NBxNB tiles; NB<sup>3</sup> operation
    - NB=100 gives 1 million tasks



- DAGs get very big, very fast
  - So windows of active tasks are used; this means no global critical path
  - Matrix of NBxNB tiles; NB<sup>3</sup> operation
    - NB=100 gives 1 million tasks



89

- **Algorithm** 
  - equivalent to LAPACK



- Numerics
  - same as LAPACK
- **Performance** 
  - comparable to vendor on few cores
  - much better than vendor on many cores



Cholesky Performance (double prec.)



1			
•			

7/15/16

- <u>Algorithm</u>
  - equivalent to LAPACK
  - same pivot vector
  - same L and U factors
  - same forward substitution procedure
- <u>Numerics</u>
  - same as LAPACK
- <u>Performance</u>
  - comparable to vendor on few cores
  - much better than vendor on many cores

#### 16 Sandy Bridge cores



90



#### PLASMA\_[scdz]geqrt[\_Tile][\_Async]()



#### • <u>Algorithm</u>

- the same R factor as LAPACK (absolute values)
- different set of Householder reflectors
- different Q matrix
- different Q generation / application procedure

#### • <u>Numerics</u>

• same as LAPACK

#### • <u>Performance</u>

- comparable to vendor on few cores
- much better than vendor on many cores



PLASMA\_[scdz]geqrt[\_Tile][\_Async]()

incremental QR Factorization (Communication Avoiding)

PLASMA\_Set( PLASMA\_HOUSEHOLDER\_MODE, PLASMA\_TREE\_HOUSEHOLDER);



- <u>Algorithm</u>
  - the same R factor as LAPACK (absolute values)
  - different set of Householder reflectors
  - different Q matrix
  - different Q generation / application procedure

#### • <u>Numerics</u>

• same as LAPACK

#### • <u>Performance</u>

• absolutely superior for tall matrices



Number of Column Tiles (Width)



#### PLASMA\_[scdz]syev[\_Tile][\_Async]()

three-stage symmetric EVP



- <u>Algorithm</u>
  - two-stage tridiagonal reduction + QR Algorithm
  - fast eigenvalues, slower eigenvectors (possibility to calculate a subset)
- <u>Numerics</u>
  - same as LAPACK
- <u>Performance</u>
  - comparable to MKL for very small problems
  - absolutely superior for larger problems











- <u>Algorithm</u>
  - two-stage bidiagonal reduction + QR iteration
  - fast singular values, slower singular vectors

(possibility of calculating a subset)

- <u>Numerics</u>
  - same as LAPACK

#### • <u>Performance</u>

- comparable with MKL for very small problems
- absolutely superior for larger problems





# Pipelining: Cholesky Inversion 3 Steps: Factor, Invert L, Multiply L's



Pipelined: 18 (3t+6)

# Mixed Precision Methods

- Mixed precision, use the lowest precision required to achieve a given accuracy outcome
  - Improves runtime, reduce power consumption, lower data movement
  - Reformulate to find correction to solution, rather than solution; Δx rather than x.

$$x_{i+1} = x_i - \frac{f(x_i)}{f'(x_i)}$$
$$x_{i+1} - x_i = -\frac{f(x_i)}{f'(x_i)}97$$

## Idea Goes Something Like This...

- Exploit 32 bit floating point as much as possible.
  - Especially for the bulk of the computation
- Correct or update the solution with selective use of 64 bit floating point to provide a refined results
- Intuitively:
  - Compute a 32 bit result,
  - Calculate a correction to 32 bit result using selected higher precision and,
  - Perform the update of the 32 bit results with the correction using high precision.

### Mixed-Precision Iterative Refinement

Iterative refinement for dense systems, Ax = b, can work this way.

L U = Iu(A)	<b>O</b> (n <sup>3</sup> )
$x = L \setminus (U \setminus b)$	<b>O</b> ( <i>n</i> <sup>2</sup> )
r = b - Ax	<b>O</b> ( <i>n</i> <sup>2</sup> )
WHILE    r    not small enough	
z = L (U r)	<b>O</b> ( <i>n</i> <sup>2</sup> )
x = x + z	<b>O</b> (n <sup>1</sup> )
r = b - Ax	<b>O</b> ( <i>n</i> <sup>2</sup> )
FND	

• Wilkinson, Moler, Stewart, & Higham provide error bound for SP fl pt results when using DP fl pt.

### Mixed-Precision Iterative Refinement

Iterative refinement for dense systems, Ax = b, can work this ۲ way.

L U = Iu(A)	SINGLE	<b>O(n</b> <sup>3</sup> )
$x = L \setminus (U \setminus b)$	SINGLE	<b>O</b> (n <sup>2</sup> )
r = b - Ax	DOUBLE	<b>O</b> (n <sup>2</sup> )
WHILE    r    not small enough		
$z = L \setminus (U \setminus r)$	SINGLE	<b>O</b> (n <sup>2</sup> )
$\mathbf{x} = \mathbf{x} + \mathbf{z}$	DOUBLE	<b>O</b> (n <sup>1</sup> )
r = b - Ax	DOUBLE	<b>O</b> (n <sup>2</sup> )

- Wilkinson, Moler, Stewart, & Higham provide error bound for SP fl pt results when using DP fl pt.
- It can be shown that using this approach we can compute the solution to 64-bit floating point precision.
  - Requires extra storage, total is 1.5 times normal;
  - O(n<sup>3</sup>) work is done in lower precision

  - O(n<sup>2</sup>) work is done in high precision Problems if the matrix is ill-conditioned in sp; O(10<sup>8</sup>)

### Mixed precision iterative refinement

Solving general dense linear systems using mixed precision iterative refinement



### Mixed precision iterative refinement

Solving general dense linear systems using mixed precision iterative refinement



### **Conventional Wisdom is Changing**

#### Old Conventional Wisdom

- Peak clock frequency as primary limiter for performance improvement
- Cost: FLOPs are biggest cost for system: optimize for compute
- Concurrency: Modest growth of parallelism by adding nodes
- Memory scaling: maintain byte per flop capacity and bandwidth
- Uniformity: Assume uniform system performance
- Reliability: It's the hardware's problem

#### New Conventional Wisdom

- **Power** is primary design constraint for future HPC system design
- Cost: Data movement dominates optimize to minimize data movement
- Concurrency: Exponential growth of parallelism within chips
- Memory Scaling: Compute growing 2x faster than capacity or bandwidth
- Heterogeneity: Architectural and performance non-uniformity increase
- Reliability: Cannot count on hardware protection alone



#### Connect together 10 Sunway TaihuLight systems



Require 150 MW of power, programming for 100 M threads, and \$2.7B price tag  $_{104}^{104}$ 



# Today's #1 System

Systems	2016 Sunway TaihuLight
System peak	125.4 Pflop/s
Power	15 MW (8 Gflops/W)
System memory	1.31 PB
Node performance	3.06 TF/s
Node concurrency	260 cores
Node Interconnect BW	16 GB/s
System size (nodes)	40,960
Total concurrency	10.6 M
MTTF	Few / day

### Exascale System Architecture with a cap of \$200M and 20MW

Systems	2016 Sunway TaihuLight
System peak	125.4 Pflop/s
Power	15 MW (8 Gflops/W)
System memory	1.31 PB
Node performance	3.06 TF/s
Node concurrency	260 cores
Node Interconnect BW	16 GB/s
System size (nodes)	40,960
Total concurrency	10.6 M
MTTF	Few / day

#### 

# Exascale System Architecture with a cap of \$200M and 20MW

Systems	2016 Sunway TaihuLight	2020 (may be 2023)	Difference Today & Exa
System peak	125.4 Pflop/s	1 Eflop/s	~10x
Power	15 MW (8 Gflops/W)	~20 MW (50 Gflops/W)	O(1) ~6x
System memory	1.31 PB	32 - 64 PB	~50x
Node performance	3.06 TF/s	1.2 or 15TF/s	O(1)
Node concurrency	260 cores	O(1k) or 10k	~5x - ~50x
Node Interconnect BW	16 GB/s	200-400GB/s	~25x
System size (nodes)	40,960	O(100,000) or O(1M)	~6x - ~60x
Total concurrency	10.6 M	O(billion)	~100×
MTTF	Few / day	Many / day	O(?)

# Recent Developments

- US DOE planning to deploy O(100) Pflop/s systems for 2017-2018 - \$525M hardware
  - > ORNL and LLNL to receive IBM and Nvidia based systems
  - > ANL to receive Intel based system
  - > After this Exaflops










- Light weight processors (eg ShenWei, ARM, Phi)
  - ~1 GHz processor (10<sup>9</sup>)

- ~1 Kilo cores/socket (10<sup>3</sup>)
- ~1 Mega sockets/system (10<sup>6</sup>)





- Hybrid system (think Acc based)
  - ~1 GHz processor (10<sup>9</sup>)
  - ~10 Kilo FPUs/socket (10<sup>4</sup>)
  - ~100 Kilo sockets/system (10<sup>5</sup>)





Node Level 3D packaging

# Software and Algorithm Must Keep Pace with the Changes in Hardware

- Classical analysis of algorithms is not valid,
  - # of floating point ops ≠ computation time.
- Algorithms and software must take advantage by reducing data movement.
  - Need latency tolerance in our algorithms
- Communication and synchronization reducing algorithms and software are critical.
  - As parallelism grows
- Hardware presents a dynamically changing environment
  - Turbo Boost and OS jitter
- Many existing algorithms can't fully exploit the 7/1 features of modern architecture

## Major Changes to Software

- Must rethink the design of our software
  - Another disruptive technology
    - Similar to what happened with cluster computing and message passing
  - Rethink and rewrite the applications, algorithms, and software

#### Critical Issues at Peta & Exascale for Algorithm and Software Design

- Synchronization-reducing algorithms
  - Break Fork-Join model
- Communication-reducing algorithms
  - Use methods which have lower bound on communication
- Mixed precision methods
  - 2x speed of ops and 2x speed for data movement
- Autotuning
  - Today's machines are too complicated, build "smarts" into software to adapt to the hardware
- Fault resilient algorithms
  - Implement algorithms that can recover from failures
- Reproducibility of results
  - Today we can't guarantee this. We understand the issues, but some of our "colleagues" have a hard time with this.

# Exascale Computing reported in 2008

- Exascale systems are likely feasible by 2017±2
- 10-100 Million processing elements (cores or mini-cores) with chips perhaps as dense as 1,000 cores per socket, clock rates will grow more slowly
- 3D packaging likely
- Large-scale optics based interconnects
- 10-100 PB of aggregate memory
- Hardware and software based fault management
- Heterogeneous cores
- Performance per watt stretch goal 100 GF/watt of sustained performance  $\implies$  >> 10 100 MW Exascale system
- Power, area and capital costs will be significantly higher than for today's fastest systems

Google: exascale computing study

ExaScale Computing Study: Technology Challenges in Achieving Exascale Systems

Peter Kogge, Editor & Study Lead Keren Bergman Shekhar Borkar Dan Campbell William Ĉarlson William Dally Monty Denneau Paul Franzon William Harrod Kerry Hill Jon Hiller Sherman Kar Stephen Keckle Dean Klein Robert Lucas Mark Richards Al Scarpelli Steven Scott Allan Snavely Thomas Sterling R. Stanley William Katherine Yelick



September 28, 2008

This work was sponsored by DARPA IPTO in the ExaScale Computing Study with Dr. William Harrod as Program Manager; AFRL contract number FA9650-07-C-7724. This report is published in the interest of scientific and technical information exchange and its publication does not constitute the Government's approval or disapproval of its ideas or findings

NOTICE

Using Government drawings, specifications, or other data included in this document for any purpose other than Government procurement does not in any way obligate the U.S. Government. The fact that the Government formulated or supplied the drawings, specifications, or other data does not license the holder or any other person or corporation; or convey any rights or permission to manufacture, use, or sell any patiented invention that may relate to them.

APPROVED FOR PUBLIC RELEASE, DISTRIBUTION UNLIMITED.

Top 10 Challenges to Exascale

#### In a recent report U.S. Department of Energy identified ten research challenges (Google "Top 10 Challenges to Exascale")



#### Top Ten Exascale Research Challenges DOE ASCAC Subcommittee Report February 10, 2014

ASCAC Subcommittee for the Top Ten Exascale Research Challenges

Subcommittee Chair Robert Lucas (University of Southern California, Information Sciences Institute)

#### Subcommittee Members

James Ang (Sandia National Laboratories) Keren Bergman (Columbia University) Shekhar Borkar (Intel) William Carlson (Institute for Defense Analyses) Laura Carrington (UC, San Diego) George Chiu (IBM) Robert Colwell (DARPA) William Dally (NVIDIA) Jack Dongarra (U. Tennessee) Al Geist (ORNL) Gary Grider (LANL) Rud Haring (IBM) Jeffrey Hittinger (LLNL) Adolfy Hoisie (PNLL) Dean Klein (Micron) Peter Kogge (U. Notre Dame) Richard Lethin (Reservoir Labs) Vivek Sarkar (Rice U.) Robert Schreiber (Hewlett Packard) John Shalf (LBNL) Thomas Sterling (Indiana U.) Rick Stevens (ANL)



Sponsored by the U.S. Department of Energy, Office of Science, Office of Advanced Scientific Computing Research

## Top 10 Challenges to Exascale

#### 3 Hardware, 4 Software, 3 Algorithms/Math Related

٠

#### Energy efficiency:

Creating more energy efficient circuit, power, and cooling technologies.

#### Interconnect technology:

Increasing the performance and energy efficiency of data movement.

#### Memory Technology:

- Integrating advanced memory technologies to improve both capacity and bandwidth.
- Scalable System Software:
  - Developing scalable system software that is power and resilience aware.

#### Programming systems:

Inventing new programming environments that express massive parallelism, data locality, and resilience

#### Data management:

• Creating data management software that can handle the volume, velocity and diversity of data that is anticipated.

#### Scientific productivity:

• Increasing the productivity of computational scientists with new software engineering tools and environments.

#### • Exascale Algorithms:

- Reformulating science problems and refactoring their solution algorithms for exascale systems.
- Algorithms for discovery, design, and decision:
  - Facilitating mathematical optimization and uncertainty quantification for exascale discovery, design, and decision making.

#### Resilience and correctness:

Ensuring correct scientific computation in face of faults, reproducibility, and algorithm verification challenges.



- For the last decade or more, the research investment strategy has been overwhelmingly biased in favor of hardware.
- This strategy needs to be rebalanced barriers to progress are increasingly on the software side.
- Moreover, the return on investment is more favorable to software.
  - Hardware has a half-life measured in years, while software has a half-life measured in decades.
- High Performance Ecosystem out of balance
  - Hardware, OS, Compilers, Software, Algorithms, Applications
    - No Moore's Law for software, algorithms and applications



## By the way

#### Performance for your system

- If you are interested in running the Linpack Benchmark on your system see: https://software.intel.com/enus/node/157667?wapkw=mkl+linpack
- http://bit.ly/linpack-bm

./linpack\_cd64 < lininput</pre>

Also Intel has a power meter, see: https://software.intel.com/en-us/articles/intel-powergadget-20

http://bit.ly/intel-power

# Confessions of an Accidental Benchmarker

- Appendix B of the Linpack Users' Guide
  - Designed to help users extrapolate execution Linpack software package
- First benchmark report from 1977;
  - Cray 1 to DEC PDP-10





#### Started 37 Years Ago Have seen a Factor of 10<sup>9</sup> - From 14 Mflop/s to 34 Pflop/s

- In the late 70's the fastest computer ran LINPACK at 14 Mflop/s
- Today with HPL we are at 34 Pflop/s
  - Nine orders of magnitude
  - doubling every 14 months
  - About 6 orders of magnitude increase in the number of processors
  - Plus algorithmic improvements

Began in late 70's

time when floating point operations were expensive compared to other operations and data movement

ท้ -	UNIT	= 10**6 TI	ME/(1/	3 100**3 + 100	**2)	
I.C.	Fine	) TIME	UNIT			
1	Facility	N=100	micro-	Computer	Type	Compiler
		secs.	secs.	<u>k</u>	-71-	
		. In		a station of the second se		
	NCAR	料.◎ .049	0.14	CRAY-1	S	CFT, Assembly BLAS
	LASL	4,67.148	0.43	CDC 7600	S	FIN, Assembly BLAS
	NCAR	3,57,192	0.56	CRAY-1	S	CFT
	LASL	2,27 .210	0.61	CDC 7600	S	FTN
	Argonne	2.31 .297	0.86	IBM 370/195	D D	H
	NCAR	141 .359	1.05	CDG 7600	S	Local
	Argonne	3817 .388	1.33	1BM 3033	D	H
	NASA Langley	489	1.42	CDC Cyber 175	S	FTN
	U. 111. Urbana	a 16% .506	1.4/	CDC Cyber 1/5	S	Ext. 4.0
	لللل	3643.004	1.61	CDC 7600	S	CHAT, NO OPTIMIZE
	SLAC	1,19 . 5/9	1.69	1BM 3/0/168	D	H Ext., Fast mult.
	Fichigan	107.031	1.84	Amdani 4/0/Vo	D D	h Est Est milt
	loronto	· /// 690	2.39	IBM 3707103	0	h Ext., fast mult.
	Morthwestern	A 1 024	5 62	CDC 0000	2	P LN DI DI
	Chino Joko	363.1 05+	5.60	Univers 1110	2	IXUN
	Valo	-2452 50	7 53	DEC VI -20	0	። ምምንስ
	Rell Tabe	199 3 46	10 1	Honeywell 5000	2	v v
	Wisconsin	10 3 49	10 1	Univac 1110	g .	v.
	Towa State	3.54	10.2	Ttel AS/5 mod	1 0	H
	E. Ill Chica	n 10	11 9	-TBM 370/158	σ ñ	G1
	Purdue	JUL 5 . 69	16.6	CDC 6500	ŝ	FIN
	U. C. San Die	0.052413.1	38.2	Burroughs 670	റട്	H
	Yale	160017.1*	49.9	DEC KA-10	S	F40
		1.1.4.4.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1				
	* TIME (100)	= (100/75)	**3 SGE	FA(75) +-(100/	75)**2	SGESL(75)

## **TOP500**

- In 1986 Hans Meuer started a list of supercomputer around the world, they were ranked by peak performance.
- Hans approached me in 1992 to put together our lists into the "TOP500".
- The first TOP500 list was in June 1993.







## High Performance Linpack (HPL)

- Is a widely recognized and discussed metric for ranking high performance computing systems
- When HPL gained prominence as a performance metric in the early 1990s there was a strong correlation between its predictions of system rankings and the ranking that full-scale applications would realize.
- Computer system vendors pursued designs that would increase their HPL performance, which would in turn improve overall application performance.
- Today HPL remains valuable as a measure of historical trends, and as a stress test, especially for leadership class systems that are pushing the boundaries of current technology.

#### The Problem

- HPL performance of computer systems are no longer so strongly correlated to real application performance, especially for the broad set of HPC applications governed by partial differential equations.
- Designing a system for good HPL performance can actually lead to design choices that are wrong for the real application mix, or add unnecessary components or complexity to the system.

#### Concerns

- The gap between HPL predictions and real application performance will increase in the future.
- A computer system with the potential to run HPL at 1
   Exaflops is a design that may be very unattractive for real applications.
- Future architectures targeted toward good HPL performance will not be a good match for most applications.
- This leads us to a think about a different metric

## HPL - Good Things

- Easy to run
- Easy to understand
- Easy to check results
- Stresses certain parts of the system
- Historical database of performance information
- Good community outreach tool
- "Understandable" to the outside world
- If your computer doesn't perform well on the LINPACK Benchmark, you will probably be disappointed with the performance of your application on the computer.

## HPL - Bad Things

- LINPACK Benchmark is 36 years old
  - Top500 (HPL) is 20.5 years old
- Floating point-intensive performs O(n<sup>3</sup>) floating point operations and moves O(n<sup>2</sup>) data.
- No longer so strongly correlated to real apps.
- Reports Peak Flops (although hybrid systems see only 1/2 to 2/3 of Peak)
- Encourages poor choices in architectural features
- Overall usability of a system is not measured
- Used as a marketing tool
- Decisions on acquisition made on one number
- Benchmarking for days wastes a valuable resource

## **Running HPL**

- In the beginning to run HPL on the number 1 system was under an hour.
- On Livermore's Sequoia IBM BG/Q the HPL run took about a day to run.
  - They ran a size of n=12.7 x 10<sup>6</sup> (1.28 PB)
  - 16.3 PFlop/s requires about 23 hours to run!!
  - 23 hours at 7.8 MW that the equivalent of 100 barrels of oil or about \$8600 for that one run.
- The longest run was 60.5 hours
  - JAXA machine
    - Fujitsu FX1, Quadcore SPARC64 VII 2.52 GHz
  - A matrix of size n = 3.3 x 10<sup>6</sup>
  - .11 Pflop/s #160 today

#### Run Times for HPL on Top500 Systems



# #1 System on the Top500 Over the Past 24 Years (18 machines in that club) 9 6 •

Ton 500 List	Computor	r_max (Tflop/c)		House	
TOPSOU LIST	computer	(1100/5)	n_max	Flours	
6/93 (1)	TMC CM-5/1024	.060	52224	0.4	
11/93 (1)	Fujitsu Numerical Wind Tunnel	.124	31920	0.1	1.
6/94 (1)	Intel XP/S140	.143	55700	0.2	
11/94 - 11/95 (3)	Fujitsu Numerical Wind Tunnel	.170	42000	0.1	1.
6/96 (1)	Hitachi SR2201/1024	.220	138,240	2.2	
11/96 (1)	Hitachi CP-PACS/2048	.368	103,680	0.6	
6/97 - 6/00 (7)	Intel ASCI Red	2.38	362,880	3.7	.85
11/00 - 11/01 (3)	IBM ASCI White, SP Power3 375 MHz	7.23	518,096	3.6	
6/02 - 6/04 (5)	NEC Earth-Simulator	35.9	1,000,000	5.2	6.4
11/04 - 11/07 (7)	IBM BlueGene/L	478.	1,000,000	0.4	1.4
6/08 - 6/09 (3)	IBM Roadrunner -PowerXCell 8i 3.2 Ghz	1,105.	2,329,599	2.1	2.3
11/09 - 6/10 (2)	Cray Jaguar - XT5-HE 2.6 GHz	1,759.	5,474,272	17.3	6.9
11/10(1)	NUDT Tianhe-1A, X5670 2.93Ghz NVIDIA	2,566.	3,600,000	3.4	4.0
6/11 - 11/11 (2)	Fujitsu K computer, SPARC64 VIIIfx	10,510.	11,870,208	29.5	9.9
6/12 (1)	IBM Sequoia BlueGene/Q	16,324.	12,681,215	23.1	7.9
11/12 (1)	Cray XK7 Titan AMD + NVIDIA Kepler	17,590.	4,423,680	0.9	8.2
6/13 - 11/15(6)	NUDT Tianhe-2 Intel IvyBridge & Xeon Phi	33,862.	9,960,000	5.4	17.8
6/16 -	Sunway TaihuLight System	93,014.	12,288,000	3.7	15.4

3 🎌



## Assumptions

- Leadership class system:
  - Cost: \$200M
  - Lifetime: 4 years
  - Power consumption: 10MW
- Cost of one MW-year is \$1M
- Linpack measurement requires system for a week
  - To achieve a high fraction of peak requires a large problem size so a typical MP Linpack run takes a day
    - Multiple runs are made as initial tests are run with "small" problems
    - Successive tests use larger and larger problem sizes, some of these tests will "fail" – requiring re-runs

From: Jim Ang, SNL; What's the True Cost of LINPACK, Salishan 2013

## Ugly Things about HPL

- Doesn't probe the architecture; only one data point
- Constrains the technology and architecture options for HPC system designers.
  - Skews system design.
- Floating point benchmarks are not quite as valuable to some as data-intensive system measurements

#### Many Other Benchmarks

- Top 500
- Green 500
- Graph 500-174
- Sustained Petascale
   Performance
- HPC Challenge
- Perfect
- ParkBench
- SPEC-hpc

- Livermore Loops
- EuroBen
- NAS Parallel Benchmarks
- Genesis
- RAPS
- SHOC
- LAMMPS
- Dhrystone
- Whetstone

#### **Goals for New Benchmark**

 Augment the TOP500 listing with a benchmark that correlates with important scientific and technical apps not well represented by HPL





- Encourage vendors to focus on architecture features needed for high performance on those important scientific and technical apps.
  - Stress a balance of floating point and communication bandwidth and latency
  - Reward investment in high performance collective ops
  - Reward investment in high performance point-to-point messages of various sizes
  - Reward investment in local memory system performance
  - Reward investment in parallel runtimes that facilitate intra-node parallelism
- Provide an outreach/communication tool
  - Easy to understand
  - Easy to optimize
  - Easy to implement, run, and check results
- Provide a historical database of performance information
  - The new benchmark should have longevity

### **Proposal: HPCG**

- High Performance Conjugate Gradient (HPCG).
- Solves Ax=b, A large, sparse, b known, x computed.
- An optimized implementation of PCG contains essential computational and communication patterns that are prevalent in a variety of methods for discretization and numerical solution of PDEs

#### Patterns:

- Dense and sparse computations.
- Dense and sparse collective.
- Multi-scale execution of kernels via MG (truncated) V cycle.
- Data-driven parallelism (unstructured sparse triangular solves).
- Strong verification and validation properties (via spectral properties of PCG).

## Model Problem Description

- Synthetic discretized 3D PDE (FEM, FVM, FDM).
- Single DOF heat diffusion model.
- Zero Dirichlet BCs, Synthetic RHS s.t. solution = 1.

 $(n_x \times n_y \times n_z)$ 

- Local domain:
- Process layout:  $(np_x \times np_y \times np_z)$
- Global domain:
- Sparse matrix:
  - 27 nonzeros/row interior.
  - 8 18 on boundary.
  - Symmetric positive definite.



#### **PCG ALGORITHM**

#### Preconditioner

- Hybrid geometric/algebraic multigrid:
  - Grid operators generated synthetically:
    - Coarsen by 2 in each x, y, z dimension (total of 8 reduction each level).
    - Use same GenerateProblem() function for all levels.
  - Grid transfer operators:
    - Simple injection. Crude but...
    - Requires no new functions, no repeat use of other functions.
    - Cheap.
  - Smoother:
    - Symmetric Gauss-Seidel [ComputeSymGS()].
    - Except, perform halo exchange prior to sweeps.
    - Number of pre/post sweeps is tuning parameter.
  - Bottom solve:
    - Right now just a single call to ComputeSymGS().
    - If no coarse grids, has identical behavior as HPCG 1.X.



Symmetric Gauss-Seidel preconditioner

• In Matlab that might look like:

LA = tril(A); UA = triu(A); DA = diag(diag(A));

```
x = LA\y;
x1 = y - LA*x + DA*x; % Subtract off extra
diagonal contribution
x = UA\x1;
```

## HPCG and HPL

- We are NOT proposing to eliminate HPL as a metric.
- The historical importance and community outreach value is too important to abandon.
- HPCG will serve as an alternate ranking of the Top500.
  - Or maybe top 50 (have 15 systems at the moment).

#### HPL vs. HPCG: Bookends

- Some see HPL and HPCG as "bookends" of a spectrum.
  - Applications teams know where their codes lie on the spectrum.
  - Can gauge performance on a system using both HPL and HPCG numbers.
- Problem of HPL execution time still an issue:
  - Need a lower cost option. End-to-end HPL runs are too expensive.
  - Work in progress.



#### Bookends: Peak, HPL, and HPCG



#### Bookends: Peak, HPL, and HPCG



Rank (HPL)	Site 1_10	Computer	Cores	Rmax	HPCG	HPCG/HPL	% of Peak
1 (2)		Tianhe-2 NUDT, Xeon 12C 2.2GHz + Intel Xeon Phi 57C	3 120 000	22.962	0.5800	1 70/	1 10/
1(2)	NSCC / Guangzhou	- Custom	3,120,000	55.005	0.5800	1.7 /0	1.1/0
2 (5)	RIKEN Advanced Institute for Computational Science	K computer, SPARC64 VIIIfx 2.0GHz, Tofu interconnect	705,024	10.510	0.5544	5.3%	4.9%
3 (1)	National Supercomputing Center in Wuxi	Sunway TaihuLight SW26010, Sunway	10,649,600	93.015	0.3712	0.4%	0.3%
4 (4)	DOE/NNSA/LLNL	Sequoia - IBM BlueGene/Q	1,572,864	17.173	0.3304	1.9%	1.6%
5 (3)	DOE/SC/Oak Ridge Nat Lab	Titan - Cray XK7 , Opteron 6274 16C 2.200GHz, Cray Gemini interconnect, NVIDIA K20x	560.640	17.590	0.3223	1.8%	1.2%
0 (0)		Trinity - Cray XC40, Intel E5-	000,010	111000	0.0220	110 / 0	112,0
6 (7)	DOE/NNSA/LANL/SNL	2698v3, Aries custom	301,056	8.101	0.1826	2.3%	1.6%
7 (6)	DOE/SC/Argonne National Laboratory	Mira - BlueGene/Q, Power BQC 16C 1.60GHz, Custom	786.432	8.587	0.1670	1.9%	1.7%
8 (11)	TOTAL	Pangea Intel Xeon E5- 2670, Infiniband FDR	218592	5.283	0.1627	3.1%	2.4%
9 (15)	NASA / Mountain View	Pleiades - SGI ICE X, Intel E5-2680, E5-2680V2, E5- 2680V3, Infiniband FDR	185,344	4.089	0.1555	3.8%	3.1%
10 (9)	HLRS/University of Stuttgart	Hazel Hen - Cray XC40, Intel E5-2680v3, Cray Aries	185,088	5.640	0.1380	2.4%	1.9%

Rar		Computer	Cores	Rmax	HPCG	HPCG/HPL	% of Peak
	Swiss National Supercomputing Centre	Piz Daint - Cray XC30, Xeon E5-2670 8C 2.600GHz, Aries interconnect, NVIDIA K20x	115,984	6.271	0.1246	2.0%	1.6%
	12KAUST / Jeddah	Shaheen II - Cray XC40, Intel Haswell 2.3 GHz 16C, Cray Aries	196,608	5.537	0.1139	2.1%	1.6%
	13 Japan Aerospace eXploration Agency	SORA-MA SPARC64 XIfx	103,680	3.157	0.1102	3.5%	3.2%
	Texas Advanced Computing Center/Univ. of 14 Texas	Stampede - PowerEdge C8220, Xeon E5-2680 8C 2.700GHz, Infiniband FDR, Intel Xeon Phi SE10P	522,080	5.168	0.0968	1.9%	1.0%
	15Forschungszentrum Jülich	JUQUEEN - BlueGene/Q	458,752	5.009	0.0955	1.9%	1.6%
	Information Technology Center, Nagoya 16University	ITC, Nagoya - Fujitsu PRIMEHPC FX100, SPARC64 Xifx, Tofu interconnect 2	92,160	2.910	0.0865	3.0%	.7%
	17Leibniz Rechenzentrum	SuperMUC - iDataPlex DX360M4, Xeon E5-2680 8C 2.70GHz, Infiniband FDR	147,456	2.897	0.0833	2.9%	2.6%
	18DOE/NNSA/LLNL	Vulcan - IBM BlueGene/Q	393,216	4.293	0.0809	1.9%	1.6%
	19EPSRC/University of Edinburgh	ARCHER - Cray XC30, Intel Xeon E5 v2 12C 2.700GHz, Aries interconnect	118,080	1.643	0.0808	4.9%	3.2%
	20 DOE/SC/LBNL/NERSC	Edison - Cray XC30, Intel Xeon E5-2695v2 12C 2.4GHz, Aries interconnect	133,824	1.655	0.0786	4.8%	3.1%

Rank Site	Computer	Cores Rmax	HPCG	HPCG/HPL	% of Peak		
21-30 21 National Institute for Eusion Science	Plasma Simulator - Fujitsu PRIMEHPC FX100, SPARC64 Xifx, Tofu Interconnect 2	82 944 2 376	0 0732	3.1%	2.8%		
22 GSIC Center, Tokyo Institute of Technology	TSUBAME 2.5 - Cluster Platform SL390s G7, Xeon X5670 6C 2.93GHz, Infiniband QDR, NVIDIA K20x	76,032 2.785	0.0725	2.6%	1.3%		
23 Forschungszentrum Jülich	JURECA - T-Platform V-Class Cluster, Xeon E5-2680v3 12C 2.5GHz, Infiniband EDR, NVIDIA Tesla K80/K40	49,476 1.425	0.0683	4.8%	3.8%		
24 HLRS/Universitaet Stuttgart	Hornet - Cray XC40, Xeon E5- 2680 v3 2.5 GHz, Cray Aries	94,656 2.763	0.0661	2.4%	1.7%		
25 Max-Planck-Gesellschaft MPI/IPP	IDataPlex DX360M4, Intel Xeon E5-2680v2 10C 2.800GHz, Infiniband FDR	65,320 1.283	0.0615	4.8%	4.2%		
26 CEIST / JAMSTEC	Earth Simulator - NEC SX-ACE	8,192 0.487	0.0578	11.9%	11.0%		
Information Technology Center, The 27 University of Tokyo	Oakleaf-FX SPARC64 Ixfx	76,800 1.043	0.0565	5.4%	5.0%		
28 CEIST / JAMSTEC	ACE	8,192 0.487	0.0547	11.2%	10.4%		
29 CEA/TGCC-GENCI	Curie thin nodes - Bullx B510, Xeon E5-2680 8C 2.700GHz, Infiniband QDR	77,184 1.359	0.0510	3.8%	3.1%		
30 Exploration & Production - Eni S.p.A.	HPC2 - iDataPlex DX360M4, Intel Xeon E5-2680v2 10C 2.8GHz, Infiniband FDR, NVIDIA K20x	62,640 3.003	0.0489	1.6%	1.2%		
Ran	k Site 31-40	Computer	Cores	Rmax	HPCG	HPCG/HPL	% of Peak
-----	--	---	---------	-------	--------	----------	-----------
3	Grand Equipement National de Calcul Intensif - Centre Informatique National de 31 l'Enseignement Superieur (GENCI-CINES)	Occigen Bullx B720, Xeon E5- 2690v3 12C 2.600GHz, InfiniBand FDR	50,544	1.629	0.0455	2.8%	5 2.2%
3	International Fusion Energy Research Centre (IFERC), EU(F4E) - Japan Broader Approach 32 collaboration	Helios Bullx B510, Xeon E5- 2680 8C 2.700GHz, Infiniband QDR	70,560	1.237	0.0426	3.4%	2.8%
3	33 Cyfronet	Prometheus - HP ProLiant Intel E5-2680v3, Infiniband FDR	55,728	1.670	0.0399	2.4%	5 1.7%
3	Lvliang/National University of Defense 34 Technology	Tianhe-2 Lvliang - Intel Xeon E5-2692v2 12C, TH Express-2, Intel Xeon Phi 31S1P	174,720	2.071	0.0376	i 1.8%	5 1.2%
3	Moscow State University / Research 35 Computing Center	Lomonosov 2 - Intel Xeon E5- 2680V2, Infiniband FDR, NVIDIA K40	37,120	1.849	0.0315	1.7%	5 1.2%
3	36 DKRZ - Deutsches Klimarechenzentrum	Mistral Intel Xeon E5-2695v4, Infiniband FDR	19,200	1.371	0.0283	2.1%	b 1.7%
3	37 Cyberscience Center, Tohoku University	Cyberscience Center, Tohoku University NEC SX-ACE	4,096	0.246	0.0279	11.3%	a 10.7%
	38 Stanford University / Palo Alto	Xstream - Dual Intel E5- 2680V2, 8-way NVIDIA K80, Infiniband FDR	237.120	0.781	0.0230	2.9%	2.3%
3	39 CINECA	Fermi - IBM BlueGene/Q	163,840	1.789	0.0216	1.2%	1.0%
2	0 SURFsara, Amsterdam	Cartesius2 bullx B720, dual socket Intel Xeon E5-2690 v3, Infiniband FDR	25,920	0.848	0.0195	2.3%	1.8%

Rank Site <b>41_5</b> 0	Computer	Cores	Rmax	HPCG	HPCG/HPL	% of Peak
41 Cyberscience Center / Tohoku University	NEC SX-ACE 4C+IXS	2,048	0.123	0.0150	12.2%	11.4%
42 Cybermedia Center, Osaka University	Osaka U ACE NEC SX-ACE	2,048	0.123	0.0142	11.5%	10.8%
43 SGI	SGI ICE X Intel Xeon E5- 2690v4, Infiniband EDR	16,128	0.602	0.0122	2.0%	1.8%
44 LNCC	Santos Dumont, Bullx Intel E5- 2695v2, Infiniband FDR	17,616	0.321	0.0121	3.8%	3.5%
45 Intel	Endeavor - Intel Cluster, Dual Intel Xeon E5-2697v3 14C 2.700GHz, Infiniband FDR, Intel Xeon Phi 7120P	51,392	0.759	0.0112	1.5%	1.2%
46 Meteo France	Beaufix - Bullx DLC B710 Blades, Intel Xeon E5-2697v2 12C 2.7GHz, Infiniband FDR	24,192	0.469	0.0110	2.3%	2.1%
47 Saint Petersburg Polytechnic University	Polytechnic - RSC Tornado Intel E52697v3, Infiniband FDR	17,444	0.658	0.0108	1.6%	1.3%
48 Meteo France	Prolix - Bullx DLC B710 Blades, Intel Xeon E5-2697v2 12C 2.7GHz, Infiniband FDR	23,760	0.465	0.0100	2.1%	1.9%
49Bull Angers	Manny Bullx B720, Xeon E5-2690v3 12C 2.600GHz, InfiniBand FDR	12,960	0.430	0.0097	2.3%	1.8%
University Heidelberg and University 50 Mannheim	bwForCluster - Intel E5-2630v3, Infiniband QDR	7,552	0.241	0.0093	3.9%	3.2%

Rank Site <b>51_60</b>	Computer	Cores Rmax	HPCG	HPCG/HPL	% of Peak
51 Michigan State University	Laconia Intel Xeon E5-2680v4, Infiniband EDR FDR	1,008,760 0.53	6 0.0091	1.7%	. 1.2%
52 University of Duisburg-Essen	magnitUDE Intel Xeon E5-2650v4, Intel OmniPath	12 0.43	7 0.0090	2.1%	1.9%
53 CALMIP / University of Toulouse	EOS - Bullx DLC B710 Blades, Intel Xeon E5-2680v2 10C 2.8GHz, Infiniband FDR	12,240 0.25	5 0.0073	2.8%	2.6%
54 Christian-Albrechts-Universitaet zu Kiel	NEC SX-ACE NEC SX-ACE	1,024 0.06	2 0.0068	11.1%	10.5%
55 GSIC Center, Tokyo Institute of Technology	TSUBAME-KFC/DL Intel Xeon E5- 2620-V2, Infiniband FDR	2,720 0.27	3 0.0068	2.5%	1.6%
56 University of Tuebingen	BinAC Intel Xeon E5-2680v4, Infiniband FDR	4,800 0.20	9 0.0063	3.0%	2.2%
The Institute of Atmospheric Physics, 57 Chinese Academy of Sciences	Earth System Numerical Simulator-1 - Intel E5-2680-V3, Infiniband FDR	24,912 0.73	8 0.0063	0.8%	0.6%
58 Joint Supercomputer Center RAS	MVS-10P - Intel E5-2690, Infiniband FDR, Xeon Phi SE10X	2,992 0.37	6 0.0049	1.3%	0.9%
59 University of Rijeka	Bura - Bullx Intel E5-2690√3, Infiniband FDR	5,952 0.23	4 0.0047	2.0%	1.6%
60 CINECA	Galileo - Dual Intel E5-2630 v3 2.4 GHz, Infiniband QDR, Dual NVIDIA K80	2,720	0.0046		1.9%

Rank	Site	Computer	Cores	Rmax	HPCG	HPCG/HPL	% of Peak
	61-70	Rifrost - ASUS Intel Xeon E5-2640v3.80					
61	NSC / Linkoping	2.6GHz, Intel Truescale Infiniband QDR	10,256	0.326	0.0045	1.4%	0.8%
62	Shanghai Supercomputer Center	Magic Cube II - Intel E5-2680-V3, Infiniband EDR	9,960	0.296	0.0044	1.5%	1.1%
63	Max-Planck-Institut für Mikrostrukturphysik	Cruncher - Intel E5-2680-V3, Intel Truescale Infiniband QDR	12	0.112	0.0040	3.6%	2.8%
64	Cambridge University	Wilkes - Dell T620 Cluster, Intel Xeon E5-2630v2 6C 2.600GHz, Infiniband FDR, NVIDIA K20	5,120	0.240	0.0039	1.6%	1.0%
65	Chelyabinsk	RSC Tornado SUSU, Intel X5680, Infiniband QDR, Xeon Phi SE10X	4,032	0.288	0.0036	1.2%	0.8%
66	CINECA	Galileo - Dual Intel E5-2630 v3 2.4 GHz, Infiniband QDR, Dual Intel Xeon Phi 7120P	13,600		0.0034		1.5%
67	Atos Angers	Sid - Bullx Intel E5-2680v3, InfiniBand FDR	4,224	0.129	0.0032	2.5%	2.0%
68	St. Petersburg Polytechnic University	Polytechnic RSC PetaStream - Intel E5-2650 v2, Infiniband FDR, Xeon Phi 5120D	232	0.170	0.0031	1.8%	1.2%
69	Supercomputing Center of Chinese Academy	Era-2 - Intel E5-2680-V3, Infiniband FDR, Xeon Phi + NVIDIA K20	13560	0.407	0.0030	0.7%	0.6%
70	SUPEcara	Cartesius - Bullx B515 cluster, Intel Xeon E5- 2450v2 8C 2.5GHz, InfiniBand 4x FDR, Nvidia	2 026	0 154	0.0025	1 70/	1 20/
10		N40III	3,030	0.134	0.0020	1.7 /0	J I.Z/(

Rank	Site 71_80	Computer	Cores	Rmax	HPCG	HPCG/HPL	% of Peak
7	1 CINECA	Galileo - Dual Intel E5-2630 v3 2.4 GHz, Infiniband QDR	6,400		0.0020		1.6%
7	Moscow State University / Research 2 Computing Center	Lomonosov - Intel Xeon X5570/X5670/E5630 2.93/2.53 GHz, PowerXCell 8i Infiniband QDR, Dual NVIDIA Fermi 2070	78,660	0.617	0.0017	0.3%	o 0.2%
7	3 IT Services Provider	Aquarius - Intel Xeon E5-2640-V3, Infiniband QDR	8	0.034	0.0014	4.0%	3.2%
7	4 Joint Supercomputer Center RAS	RSC PetaStream - Intel E5-2667 v2, Infiniband FDR, Intel Xeon Phi 7120D	3,904	0.054	0.0012	2.2%	b 1.5%
7	5 Yaqingjie Street 30	hbemc_2016A Intel E5-2680v3, Infiniband FDR	2,304		0.0009		
7	6 Hefei City,Anhui Province	YUJING Intel Xeon E5-2680v3, custom	1,440	0.001	0.0008		
7	No.180 Wusidong Road. Baoding City, Hebei 7 Province, P.R.C	KunYu Intel Xeon E5-2680v3, Infiniband FDR	960	0.001	0.0006		
7	hongguancun Software Park II, No. 10 West Dongbeiwang Road, Haidian District, Beijing 8 100193, China	CSRC Intel Xeon E5-2680v3, Infiniband FDR	528	0.000	0.0004		
7	18, Xueyuan Road, Haidian District, 9Beijing,China	geo Intel Xeon E5-2680v3, Infiniband FDR	12	0.000	0.0003		
8	0 CINECA	Pico - Dual Intel Xeon E5-2670v22.5 GHz, Gigabit Ethernet	1,200		0.0003		1.1%

## Optimized Versions of HPCG

- Intel
  - MKL has packaged CPU version of HPCG
    - See: http://bit.ly/hpcg-intel
  - In the process of packaging Xeon Phi version to be released soon.
- Nvidia
  - Massimiliano Fatica and Evertt Phillips
  - Binary available
    - Contact Massimiliano mfatica@nvidia.com
- Bull
  - Developed by CEA requesting the release

## **HPCG Tech Reports**

Toward a New Metric for Ranking High Performance Computing Systems

• Jack Dongarra and Michael Heroux HPCG Technical Specification

 Jack Dongarra, Michael Heroux, Piotr Luszczek SANDIA REPORT SAND2013-8752 Unlimited Release Printed October 2013

Prepared by

## **HPCG Technical Specification**

Michael A. Heroux, Sandia National Laboratories<sup>1</sup> Jack Dongarra and Piotr Luszczek, University of Tennessee

> SANDIA REPORT SAND2013-4744 Unlimited Release Printed June 2013

## Toward a New Metric for Ranking High Performance Computing Systems

Jack Dongarra, University of Tennessee Michael A. Heroux, Sandia National Laboratories<sup>1</sup>

Prepared by Sandia National Laboratories Albuquerque, New Mexico 87185 and Livermore, California 94550

andia Nationai Laboratories is a multi-program laboratory managed and operated by Sandia Corporation, wholly owned subsidiary of Lockheed Martin Corporation, for the U.S. Department of Energy's ational Nuclear Security Administration under contract DE-AC04-93AL85000.

Land Street

Approved for public release; further dissemination unlimited.

CAN SIMPS (SING

151

1 Corresponding Author, maherou@sandia.gov

Sandia National Laboratories